www.elizabethmountz.com

Elizabeth Mountz emountz@andrew.cmu.edu

(412) 396-9423

SUMMARY

ECE Masters student at Carnegie Mellon University graduating in December 2024 with a specialty in analog/mixed-signal integrated circuit design and photonic MEMS design. Seeking full-time opportunities to expand design portfolio in integrated sensing/wireless communications applications.

| CARNEGIE MELLON UNIVERSITY EDUCATION | Pittsburgh, PA |
|---|--|
| Master of Electrical Engineering | 12/2 |
| GPA: 3.92 THESIS: Acousto-Optic Resonator Design for Beam Steering Applications RELEVANT GRADUATE COURSEWORK: Analog IC Design; Advanced Digital IC Design; Design, Integration, and Tape-out of IoT Systems; Nanofabrication Lab; Computationa AFFILIATIONS: Micro and Nano Systems Laboratory, Integrated Circuits and Bioengine INTERESTS: Private Pilot License, Carnegie Mellon University Small Ensemble (Oboist) | al Photography eering Lab, Biorobotics Lab |
| U NIVERSITY OF PITTSBURGH Bachelor of Science in Bioengineering GPA: 3.6 | Pittsburgh, P. 5/2 |
| EXPERIENCE | |
| QORVO Analog IC Design Intern | Fort Lauderdale, Fl 5/24-8/24 |
| Completed comprehensive training in SPICE simulation tools Presented circuit design and simulation results to broader SoC engineering and execu Ported switched capacitor scaler circuit to advanced technology node and characteriz speed, static/dynamic power consumption, and DC impedance | |
| MIXED-SIGNAL TAPEOUT; DIRECT DIGITAL SYNTHESIZER | Pittsburgh, P. |
| Course Project; CMU-Apple Silicon Initiative Proposed mixed-signal Direct Digital Synthesis (DDS) chip for ultrasonic transducer Designed in Cadence Virtuoso with 22nm TSMC Process 8-bit unary current steering Characterized in simulation DAC performance at temperature/power/process corners | DAC schematic and layout |
| MIXED-SIGNAL TAPEOUT; CMOS IMAGE SENSOR Course Project; CMU-Apple Silicon Initiative Learning fundamentals of system-level chip design, including digital timing, periph | Pittsburgh, P 8/24-preser eral circuitry, and whole chip |
| integration/simulation Working in teams on circuit design blocks in Cadence (65nm TSMC process), includin I/O, digital processor | ng DAC, comparator, counter, scan chain, |
| CHIP VERIFICATION | Pittsburgh, P |
| Course Project; CMU-Apple Silicon Initiative Verifying previous direct digital synthesizer chip tape-out by designing and fabricati and debugging any unexpected behaviors | 8/24-presen ing a test PCB, conducting chip bring-up, |
| MICROELECTROMECHANICAL SYSTEMS (MEMS) DESIGN | Pittsburgh, P |
| Graduate Research Optimized electro-mechanical coupling coefficient in Surface Acoustic Wave (SAW) t Multiphysics simulation with ongoing objective of fabricating the device with the option Configured and documented cloud computing and batch processing methods for fast simulations | timized parameters |
| HEBI ROBOTICS | Pittsburgh, P |
| Electrical Engineering Intern Designed schematic and PCB layout in Altium for internal development use including 4-channel brushed DC motor driver with motor coil current sensing, and a 160W Elos current/voltage sensing, and thermal regulation. | 5/23 – 8/2 g 4-channel Ethernet/optical fiber switch, |
| SKYDIO | San Francisco, C |
| Electrical Engineering Intern | 5/22 - 12/2 |

- Designed schematic and 6-layer PCB in Cadence PCB Suite for two iterations of a product, and a test fixture board . Collaborated with product development team to meet size constraints of product form-factor and with the system integration team for final component testing and selection
- Worked closely with firmware team on STM32 MCU selection, integration in design, and firmware bring-up

| | SKILLS | |
|---|---------------------------------------|--|
| | Analog/Mixed-Signal/RF IC Design | Nanofabrication |
| | SPICE Simulation | Multi-Layer PCB Design (Cadence and Altium) |
| | Cadence Virtuoso ADE and Layout Suite | Optical System Design and Simulation (Ansys) |
| • | COMSOL Multiphysics Simulation | Image Processing |